Implementation of wavelet denoising algorithm based on FPGA

WANG Xiang-yun

doi:10.7510/jgjs.issn.1001-3806.2013.06.018

In order to solve the limitation of single resolution in optical signal processing with traditional frequency domain denoising method, a multi-resolution wavelet denoising method was put forward. The effectiveness of wavelet denoising method was verified through contrast. According to the high requirements of hardware platform in wavelet denoising method, a field-programmable gate array (FPGA) was put forward as hardware platform. The wavelet denoising method based on distributed algorithm transforms complicated multiplication to simple parallel look-up table accumulation process. It improved the computational efficiency and completed the hardware transplantation. A storage testing system based on FPGA was designed and the hardware verification was realized. Experimental results showed that the denoising effect was well realized on FPGA.

Implementation of wavelet denoising algorithm based on FPGA

1. Engineering College, Shanxi University, Taiyuan 030013, China

Received Date: 2013-01-04

Accepted Date: 2013-02-28

Available Online: 2013-11-25

Abstract: In order to solve the limitation of single resolution in optical signal processing with traditional frequency domain denoising method, a multi-resolution wavelet denoising method was put forward. The effectiveness of wavelet denoising method was verified through contrast. According to the high requirements of hardware platform in wavelet denoising method, a field-programmable gate array (FPGA) was put forward as hardware platform. The wavelet denoising method based on distributed algorithm transforms complicated multiplication to simple parallel look-up table accumulation process. It improved the computational efficiency and completed the hardware transplantation. A storage testing system based on FPGA was designed and the hardware verification was realized. Experimental results showed that the denoising effect was well realized on FPGA.

HTML

Reference (12)

[1]	CHEN Y D,TANG L,SHENG J X, et al.Fast signal reconstruction from modulus maxima of signal's wavelet transform[J]. Acta Electronica Sinica,1998,26(9):82-85(in Chinese).
[2]	XU Y S, WEAVER J B, HEALY D M, et al. Wavelet transform domain filters: a spatially selective noise filtration technique[J]. IEEE Transaction on Image Processing,1994,3(6):747-758.
[3]	DONOHO D L,JOHNSTONE I M. Ideal spatial adaptation by wavelet shrinkage[J].Biometrika,1994,81(3):425-455.
[4]	DU H,CONG S. The study on wavelet de-noising under the environment of MATLAB[J].Computer Simulation,2003(7):119-123(in Chinese).
[5]	ZHANG X, ZHAG D H,LI X X, et al.Image denoising based on wavelet transform[J].Chinese Journal of Scientific Instrument,2006,27(6): 2284-2286(in Chinese).
[6]	MA L L,SUN Y Q,YAO A Q.Implementation of wavelet thresholding denoising algorithm based on digital signal processors[J].Shanxi Electronic Technology,2011(1):47-48(in Chinese).
[7]	ZHOU W R,DI H W,REN G J.Optimized image denoising algorithm based on wavelet transform[J].Computer Engineering and Design,2005,24(12):3244-3246(in Chinese).
[8]	XIONG J.Image denoising based on wavelet transform[J].Computer Science,2007,34(7) :232-234(in Chinese).
[9]	LIN Y.Research on signal de-noising methods for movement of weapon automatic mechanisms[D].Taiyuan:North University of China,2009:12-13(in Chinese).
[10]	FEI P Y,GUO B L.A high-powered image denoising method based on wavelet transform[J]. Signal Processing,2005,21(6):656-658(in Chinese).
[11]	WEI L,YANG R J,CUI X T.Design of FIR filter based on distributed arithmetic and its FPGA implementation[J].Chinese Journal of Scientific Instrument,2008,29(10):2010-2014(in Chinese).
[12]	KONG W G,ZHANG G J,ZHANG X J.Design of 1-D DCT IP core structure based on distributed arithmetic[J].Microelectronics & Computer,2008,25(8):143-147(in Chinese).

Implementation of wavelet denoising algorithm based on FPGA

Abstract

References

Proportional views

通讯作者: 陈斌, bchen63@163.com

Proportional views